

1. A method for controlling a self refresh state of memory in a computer system, comprising:

controlling at least one memory control signal being supplied to the memory from a first integrated circuit in the computer system according to an operational state; and

controlling the memory control signal from another location in the computer system when the computer system is in a power savings state to maintain memory in the self refresh state.

2. The method as recited in claim 1 wherein the first integrated circuit is completely powered off during the power savings state.

3. The method as recited in claim 1 wherein the power savings state is a suspend to RAM state.

4. The method as recited in 1 wherein the memory control signal is a clock enable signal.

5. The method as recited in 1 wherein the memory control signal is reset signal.

6. The method as recited in claim 4 wherein the clock enable signal is low while the memory is maintained in the self refresh state.

7. The method as recited in claim 1 wherein the memory control signal is held at a first value to keep the memory in the self refresh state.

8. The method as recited in claim 1 further comprising isolating the first integrated circuit from the memory during the power savings state.

9. The method as recited in claim 8 wherein isolating further includes disabling a switch coupling the memory control signal from the first integrated circuit

3 to the memory by driving a switch enable signal to a first predetermined value to turn
4 off the switch, the switch enable signal being driven from the other location.

1 10. The method as recited in claim 9 further comprising driving a signal
2 line which is coupled to the switch and is coupled to the memory control signal input
3 to the memory to a predetermined logical level from the other location, during the
4 power savings state to control the memory control signal and wherein the signal line
5 is driven at a high impedance by the other location during the operational state.

1 11. The method as recited in claim 10 wherein the switch enable signal is
2 at a second predetermined value to turn on the switch during the operational state.

1 12. The method as recited in claim 9 wherein the other location drives the
2 signal line coupled to the switch and coupled to the memory control signal input to
3 the memory before the switch enable signal is driven to the first predetermined value
4 to turn off the switch and wherein the switch enable signal is driven to the second
5 predetermined value to turn on the switch before the other location drives the signal at
6 high impedance.

1 13. The method as recited in claim 1 wherein the first integrated circuit
2 drives the memory control signal at at least a first logical level during the operational
3 state and the other location drives the memory control signal at a high impedance
4 level during the operational state and wherein the first integrated circuit is powered
5 off during the power savings state and the other location drives the memory control
6 signal at a second logical level during the power savings state, to keep the memory in
7 the self refresh state.

1 14. A computer system comprising:
2 a system memory capable of operating in a self refresh state, the system
3 memory coupled to receive at least one memory control signal required
4 to be held at a first value during the self refresh state;
5 a memory control circuit coupled to the system memory to provide the at least
6 one memory control signal during an operational state; and

7 a second circuit independent of the memory control circuit, coupled to cause
8 the memory control signal to be at the first value during a power
9 savings state.

1 15. The computer system as recited in claim 14 further comprising an
2 isolation circuit coupled between the memory control circuit and the memory, the
3 isolation circuit being coupled to receive the memory control signal from the memory
4 control circuit and to selectably provide the memory control signal from the memory
5 control circuit to the memory.

1 16. The computer system as recited in claim 15 wherein the second circuit
2 is coupled to provide a high impedance on an output terminal, during an operational
3 state of the computer system, the output terminal being coupled to the isolation circuit
4 and the memory to provide the memory control signal, and wherein the second circuit
5 is coupled to drive the output terminal and thereby the memory control signal to a low
6 voltage level during the power savings state.

1 17. The computer system as recited in claim 15 wherein the second circuit
2 is coupled to provide an isolation control signal during to the isolation circuit the
3 power savings state to isolate the memory control signal provided from the memory
4 control circuit from the memory, during the power savings state.

1 18. The computer system as recited in claim 14 wherein the second circuit
2 is coupled to provide a high impedance on an output terminal that is coupled to the
3 memory control signal during an operational state of the computer system and
4 wherein the second circuit provides a logical level on the output terminal to drive the
5 memory control signal to the first value during the power savings state.

1 19. The computer system as recited in claim 14 wherein the power savings
2 state is a suspend to RAM state wherein system context is stored in the system
3 memory during the suspend to RAM state.

1 20. The computer system as recited in claim 14 wherein the memory
2 control circuit is on an integrated circuit having multiple power planes and all power
3 planes are powered down during the power savings state.

1 21. A computer system comprising:
2 first means for controlling system memory during an operational state; and
3 second means for controlling the system memory during a power savings state
4 to maintain the system memory in a self refresh state when the first
5 means is completely powered off.

1 22. The computer system as recited in claim 21 further comprising
2 isolation means to isolate the first means from the system memory during the power
3 savings state.

1 23. The computer system as recited in claim 21 wherein the first and
2 second means are disposed on one integrated circuit.

1 24. An integrated circuit of a computer system comprising:
2 a first output terminal for coupling to a memory control signal that is held at a
3 first logic level to keep a memory in a self refresh state, the integrated
4 circuit responsive to a first operational state of the computer system to
5 place the output terminal at a high impedance level and responsive to a
6 power savings state in the computer system to supply the first logic
7 level on the output terminal.

1 25. The integrated circuit as recited in claim 24 further comprising a
2 second output terminal for coupling to a switch, the integrated circuit responsive to
3 the first operational state of the computer system to place the second output terminal
4 at a logic level causing the switch to pass through a memory control signal coupled to
5 the switch and responsive to the power savings state to supply a different logic level
6 at the output terminal, the second logic level causing the switch to not pass through
7 the memory control signal.

1 26. A method for controlling a self refresh state of a memory in a
2 computer system, comprising:
3 controlling at least one memory control signal being supplied to the memory
4 from a first region in an integrated circuit in the computer system
5 during an operational state; and
6 controlling the at least one memory control signal from another location in the
7 integrated circuit during a power savings state in which the first region
8 is not powered, to maintain memory in the self refresh state.

1 27. The method as recited in claim 26 wherein the power savings state is a
2 an S3 suspend to RAM state.

1 28. The method as recited in 26 wherein the memory control signal is one
2 of a clock enable signal and a reset signal.

1 29. The method as recited in claim 26 wherein the memory control signal
2 is held at a first value to keep the memory in the self refresh state.

1 30. The method as recited in claim 26 wherein an asserted reset signal
2 holds the memory control signal at the first value in the first inegrated circuit during
3 the power savings state.

1 31. An apparatus comprising:
2 a memory control circuit coupled to supply at least one memory control signal
3 during an operational state; and
4 a second circuit coupled to cause the memory control signal to be at a logic
5 level to maintain a memory in a self refresh state, the second circuit
6 being operational during a power savings state in which power to the
7 memory control circuit is turned off.

1 32. The apparatus as recited in claim 31 wherein the memory control
2 circuit and the second circuit are disposed on one integrated circuit.

1 33. The apparatus as recited in claim 32 wherein the integrated circuit
2 includes the memory control circuit and a central processing circuit (CPU).

1 34. The apparatus as recited in claim 32 wherein a reset signal coupled to
2 the second circuit, the reset signal, when asserted, causing the second circuit to keep
3 the memory control signal at the logic level to maintain the memory in a self refresh
4 state.